

RNI No. RAJHIN/2007/26996
ISSN 0976-7452 Raaso
Refreed Journal

रासो

अन्तर्विषयी त्रैमासिक शोध पत्रिका

वर्ष-16, अंक-3, जून जुलाई अगस्त 2023





RNI No. RAJHIN/2007/26996

ISSN 0976-7452Raaso

Refreed Journal

रासो

इतिहास, संस्कृति, साहित्य एवं दर्शन की त्रैमासिक शोध पत्रिका

वर्ष-16

अंक - 3

जून-जुलाई-अगस्त-2023

सम्पादक

डॉ. दिनेश चन्द्र शर्मा

निदेशक

कॉम्पिटिशन प्लस संस्थान, ग्रुप ऑफ इन्स्टीट्यूशन्स, अजमेर (राजस्थान)

संरक्षक

* प्रो. जे. पी. शर्मा - पूर्व कुलपति, मोहनलाल सुखाड़िया विश्वविद्यालय, उदयपुर (राजस्थान)

सलाहकार मण्डल

- * प्रो. विभा उपाध्याय - प्रोफेसर, इतिहास एवं भारतीय संस्कृति विभाग, राजस्थान विश्वविद्यालय, जयपुर (राज.)
- * नर्मदा प्रसाद उपाध्याय - प्रसिद्ध साहित्यकार तथा संस्कृति चिंतक, इन्दौर (मध्य प्रदेश)
- * प्रो. टी.के. माथुर - पूर्व अध्यक्ष, इतिहास विभाग महर्षि दयानन्द सरस्वती विश्वविद्यालय, अजमेर (राज.)
- * डॉ. रमेश अग्रवाल - पूर्व स्थानीय सम्पादक, दैनिक भास्कर, अजमेर (राजस्थान)
- * डॉ. गौरव बिस्सा - सहआचार्य, विभागाध्यक्ष, प्रबंध अध्ययन विभाग, राजकीय अभियांत्रिकी महाविद्यालय, बीकानेर (राज.)
- * डॉ. बीना शर्मा - पूर्व विभागाध्यक्ष, हिन्दी विभाग, सावित्री कन्या महाविद्यालय, अजमेर
- * प्रो. शोभा आर. मिश्रा - आचार्य एवं विभागाध्यक्ष, दर्शनशास्त्र विभाग, माधव महाविद्यालय, उज्जैन
- * डॉ. वेद प्रकाश विद्यार्थी - पूर्व सहायक निदेशक, केन्द्रीय हिन्दी निदेशालय, नई दिल्ली।

☆ उप सम्पादक

डॉ. रीता पारीक

प्राचार्य

हुकुमचन्द नोबल इंस्टीट्यूट ऑफ साइंस एण्ड टेक्नोलॉजी, अजमेर

☆ प्रबन्ध सम्पादक

डॉ. मृत्युंजय शर्मा

सह-आचार्य

हुकुमचन्द नोबल इंस्टीट्यूट ऑफ साइंस एण्ड टेक्नोलॉजी, अजमेर

☆ सहायक सम्पादक

डॉ. निष्काम शर्मा

☆ शब्द संयोजन

मुकेश कुमार माहेश्वरी

☆ सम्पादकीय/सचिव

व्यवस्थापकीय कार्यालय

सृजन संस्थान,

आचमन, वेद विहार,

लोहाखान, अजमेर-06

दूरभाष : 0145-2426610

e-mail : rasoajmjournal@gmail.com

☆ प्रकाशक :

पुष्पा शर्मा

सृजन संस्थान,

द्वारा आचमन पब्लिकेशन्स,

अजमेर

☆ मुद्रक :

मैसर्स आर्य प्रिन्टर्स,

केसरगंज, अजमेर

☆ कम्प्यूटराइज्ड सेटिंग :

श्रीनिवास प्रिन्टोग्राफिक्स

132, पंचवटी कॉलोनी,

अजमेर दूरभाष : 0145-2442701

सहयोग दर

* वार्षिक सदस्यता - 500 रु. (चार अंक)

संस्थाओं हेतु - 600 रु. (चार अंक)

कृपया चैक/ड्राफ्ट/मनीऑर्डर श्रीमती पुष्पा शर्मा, प्रकाशक, आचमन पब्लिकेशन्स,
अजमेर- 305006 के नाम भेजें।

प्रकाशक-श्रीमती पुष्पा शर्मा, 51/1509, वेद विहार, लोहाखान, अजमेर द्वारा मैसर्स सृजन संस्थान, अजमेर
की ओर से प्रकाशित एवं मुद्रक-श्रीमती उषा गर्ग द्वारा मैसर्स आर्य प्रिन्टर्स, केसरगंज, अजमेर से मुद्रित।

How CPUs Work : Inside the Brain of a Computer

Ritika Johari

Asstt. Professor (Department of Science & Technology)
Hukumchand Noble Institute of Science & Technology, Ajmer

Introduction

The Central Processing Unit (CPU) is often called the brain of a computer because it performs the essential processing tasks that enable a system to run applications, execute commands, and manage data. From performing simple arithmetic to complex decision-making operations, the CPU is responsible for interpreting and executing instructions that drive all computing activities. Understanding how a CPU works is fundamental to grasping computer architecture, performance, and modern technological advancements.

1. What Is a CPU?

The CPU is an integrated circuit (IC) composed of millions or even billions of transistors. It executes machine-level instructions using a cycle commonly known as the FetchiVDecodeiVExecute cycle. Every taskiXfrom opening a file to playing a gameiXrelies on the CPU to interpret instructions and manipulate data.

2. Components of a CPU

A. Arithmetic Logic Unit (ALU)

The ALU is responsible for performing:

- * Arithmetic operations: addition, subtraction, multiplication, division
- * Logical operations: AND, OR, NOT, XOR
- * Comparison operations: greater than, equal to, etc.

It handles all mathematical and logical computations required during instruction execution.

B. Control Unit (CU)

The CU acts as the CPUi|s manager. It:

- * Directs the flow of data between CPU components
- * Interprets machine instructions

शोध-पत्र में उल्लिखित सन्दर्भ एवं विचारों के लिए लेखक स्वयं उत्तरदायी है, सम्पादक नहीं।

- * Controls timing and sequencing
- * Sends control signals to memory, input/output devices, and the ALU

C. Registers

Registers are small, high-speed memory units inside the CPU used to store temporary data.

Common types include:

- * IR (Instruction Register): Holds the current instruction
- * PC (Program Counter): Stores the address of the next instruction
- * ACC (Accumulator): Stores intermediate results
- * MAR/MDR: Used for addressing memory

Registers allow ultra-fast access, far quicker than RAM.

D. Cache Memory

Cache is a tiny, very fast memory located inside or close to the CPU. It stores frequently accessed instructions and data to reduce the time spent fetching information from RAM.

Cache Types:

- * L1 Cache: Smallest, fastest, built into the CPU core
- * L2 Cache: Larger, slightly slower
- * L3 Cache: Shared across multiple cores

3. How a CPU Executes Instructions: The Fetch-Decode-Execute Cycle

Step 1: Fetch

The CPU retrieves an instruction from memory using the Program Counter.

Step 2: Decode

The instruction is interpreted by the Control Unit to understand what needs to be done.

Step 3: Execute

The ALU or other parts of the CPU perform the required operation, and the result is stored back in a register or memory.

This cycle repeats billions of times per second, depending on the clock speed.

4. CPU Clock Speed and Performance

Clock speed, measured in gigahertz (GHz), determines how many cycles per second the CPU can perform.

Example: A 3.0 GHz CPU can process 3 billion cycles per second.

However, performance also depends on:

- * Number of cores
- * Cache size
- * Instruction set efficiency
- * Fabrication technology (nanometers)

5. Multi-Core Processors

Modern CPUs contain multiple cores, each capable of performing tasks independently. A quad-core CPU can perform four operations simultaneously, improving:

- * Multitasking
- * Parallel processing
- * System responsiveness

6. Instruction Sets (ISA)

Instruction Set Architecture defines how software communicates with hardware.

Popular ISAs:

- * x86 / x64 by Intel and AMD
- * ARM used in mobile and embedded devices
- * RISC-V an emerging open-source architecture

7. Pipelines and Instruction-Level Parallelism

Pipelining divides the instruction cycle into stages (fetch, decode, execute, etc.) allowing multiple instructions to be processed simultaneously.

Think of it like an assembly line:

* While one instruction is being executed, another is being decoded, and another is being fetched.

8. Branch Prediction and Speculation

CPUs use advanced predictive techniques to maintain pipeline efficiency:

- * Branch Prediction: Guessing the outcome of conditional instructions
- * Speculative Execution: Executing tasks before knowing if they are needed

9. How the CPU Communicates with Other Components

The CPU communicates with:

- * RAM via the memory bus

- * Storage through the I/O bus
- * GPU via PCIe lanes
- * Peripheral devices using system buses

10. Modern CPU Technologies

Modern processors include:

- * Hyper-Threading / Simultaneous Multithreading (SMT): Each core handles multiple threads
- * Integrated graphics (iGPUs)
- * Thermal management and dynamic frequency scaling (Turbo Boost)
- * AI acceleration units (NPU, TPU-like units)

11. Evolution of CPUs: From Single Transistor to Billions

The CPU has evolved dramatically since the invention of the transistor in 1947.

Stages of CPU evolution:

1. Vacuum Tube Based (1940s-1950s)

- * Very large and power-hungry
- * Used in ENIAC and UNIVAC

2. Transistor Based (1950s-1960s)

- * Smaller, faster, more reliable
- * Beginning of true microprocessors

3. Integrated Circuits (1960s-1970s)

- * Many transistors on a single chip
- * Led to minicomputers and early microcomputers

4. VLSI (1970s-1990s)

- * Thousands to millions of transistors
- * Intel 8086, 386, Pentium

5. ULSI and Modern CPUs (2000s-Present)

- * Billions of transistors
- * Multi-core, hyper-threading, AI acceleration

This evolutionary path has enabled exponential improvements in speed, efficiency, and functionality.

12. The Role of Transistors in CPU Operation

Transistors are the fundamental building blocks of CPUs. They act as:

- * Switches (on/off)
- * Amplifiers
- * Logic signal processors

Modern CPUs use FinFET or Gate-All-Around (GAAFET) transistors at nanometer scales (3nm, 5nm, 7nm). Billions of transistors are packed into a single CPU, enabling high performance and low power consumption.

13. Microarchitecture vs. Architecture

Understanding CPUs requires distinguishing between:

A. Architecture (ISA)

Defines the programming model:

- * Instructions
- * Registers
- * Data formats
- * Memory addressing modes

Examples: x86, ARM, RISC-V

B. Microarchitecture

How the architecture is implemented physically:

- * Pipelines
- * Execution units
- * Cache hierarchy
- * Branch predictors
- * Clock frequency
- * Internal data paths

Two CPUs may use the same ISA (e.g., Intel and AMD x86 processors) but perform differently due to microarchitectural design.

14. CPU Pipelines in Detail

Pipelining breaks instruction execution into multiple stages. A typical RISC pipeline includes:

- 1. IF** - Instruction Fetch
- 2. ID** - Instruction Decode
- 3. EX** - Execute
- 4. MEM** - Memory Access
- 5. WB** - Write Back

This allows up to five instructions to be processed in parallel, increasing throughput significantly.

15. Hazards in Pipelines

Pipelines face three major hazards:

A. Data Hazards

Instruction depends on the result of a previous instruction.

B. Control Hazards

Occurs after branching instructions.

C. Structural Hazards

When two instructions need the same hardware resources at the same time.

Modern CPUs use:

- * Forwarding
- * Operand bypassing
- * Branch prediction
- * Speculative execution

to reduce these hazards.

16. Branch Prediction in Detail

Branch prediction helps maintain pipeline flow by predicting the outcome of a branch (e.g., if-else instruction).

Types:

- * Static Prediction
- * Dynamic Prediction (based on past behavior)
- * Two-level Adaptive Predictors
- * Neural Network Predictors (in modern CPUs)

Correct predictions save significant time. Wrong predictions cause pipeline flushing, reducing performance.

17. Out-of-Order Execution

Modern CPUs execute instructions not in the order they appear, but whenever data and execution units are available.

Benefits:

- * Higher parallelism
- * Maximized use of ALUs
- * Improved throughput

execution requires:

- * Reorder buffers
- * Reservation stations
- * Dependency checkers

This is one of the most advanced features of today's processors.

18. Superscalar Architecture

A superscalar CPU can execute multiple instructions per clock cycle by including multiple execution units.

Example:

- * Multiple ALUs
- * Dedicated floating-point units
- „h Vector processors (SIMD units)

Modern CPUs may issue 4 to 8 instructions per cycle or even more.

19. SIMD and Vector Processing

SIMD (Single Instruction, Multiple Data) operations process multiple data items simultaneously. Ideal for:

- * Graphics
- * Machine learning
- * Video encoding
- * Scientific computation

Examples:

- * Intel SSE, AVX
- * ARM NEON
- * Apple M-series vector engines

Vector processing significantly accelerates data-intensive tasks.

20. Thermal Design and Power Management

CPU performance depends heavily on temperature control.

Techniques include:

- * Dynamic Voltage and Frequency Scaling (DVFS)
- * Thermal throttling
- * Efficient cooling (air, liquid, vapor chamber)
- * Chip layout optimization

As transistor sizes shrink, power density increases, making thermal

management a crucial design factor.

21. CPU vs. GPU vs. NPU

While the CPU is general-purpose, other processing units specialize:

CPU

- * Few cores
- * High clock speed
- * Excellent at single-thread tasks

GPU

- * Hundreds to thousands of cores
- * Great for parallel workloads (graphics, AI)

NPU (Neural Processing Unit)

- * Specialized for AI and machine learning tasks
- * Found in modern smartphones and high-end processors

Modern computing systems combine all three for maximum performance.

22. Modern CPU Trends

Some important trends shaping future CPU development include:

Chiplets / Multi-chip Modules (MCM)

Instead of one large chip, multiple smaller chips (chiplets) are combined.

Used in AMD Ryzen, EPYC, and Intel design.

AI Acceleration

CPUs now include:

- * Tensor accelerators
- * Neural engines
- * Matrix computation units

Energy-efficient performance

Especially in ARM-based chips like Apple M-series.

3D Chip Stacking

Memory and CPU layers stacked vertically for faster access.

23. Why the CPU Is Considered the 'Brain' of the Computer

The CPU earns this nickname because it:

- * Decides what operations occur
- * Controls data movement
- * Executes every program instruction

- * Manages logic, arithmetic, and decision-making
- * Coordinates with memory and I/O devices

Just like the human brain, it interprets signals (instructions), processes them, and produces the appropriate output.

Keywords

Microarchitecture, FinFET, Gate-All-Around (GAAFET), Out-of-order execution, Superscalar architecture, SIMD / vector units, Chiplet architecture, Neural acceleration, Instruction pipelines, Thermal throttling

Conclusion

The CPU is one of the most complex and remarkable engineering achievements in modern technology. From transistor-level switching to advanced microarchitecture, it performs billions of operations every second to run applications, interpret user commands, and manage system resources. As CPUs continue to evolve with smaller transistors, AI acceleration, chiplet designs, and improved power efficiency, their role as the heart of computing becomes even more central. Understanding how CPUs work not only deepens our knowledge of computer hardware but also provides insight into the future of computing innovation.



References

1. Patterson, David A., and John L. Hennessy. *Computer Organization and Design: The Hardware/Software Interface*. 5th ed., Morgan Kaufmann, 2014, Waltham, MA, USA.
2. Shen, John Paul, and Mikko H. Lipasti. *Modern Processor Design: Fundamentals of Superscalar Processors*. McGraw-Hill, 2005, New York, USA.
3. Hu, Chenming. *Modern Semiconductor Devices for Integrated Circuits*. Prentice Hall, 2010, Upper Saddle River, NJ, USA.
4. Flynn, Michael J. *Computer Architecture: Pipelined and Parallel Processor Design*. Jones & Bartlett Learning, 1995, Boston, MA, USA.
5. Kirk, David B., and Wen-mei W. Hwu. *Programming Massively Parallel Processors*. Morgan Kaufmann, 2016, Cambridge, MA, USA.
6. Stallings, William. *Computer Organization and Architecture*. 11th ed., Pearson, 2020, Boston, MA, USA.